

**NKW Vespa2 WIFI /BT/GPS Block diagram**





TABLE OF CONTENT & NOTES


TABLE OF CONTENTS

SHEET NO.	SHEET NAME
1	BLOCK DIAGRAM
2	TABLE OF CONTENT & NOTES
3	SOC: MEMORY
4	SOC: DISPLAY & CAMERA
5	SOC: STORAGE & I2S
6	SOC: USB & I2C
7	SOC: PMU/DFX/CLK/UART/SUS
8	SOC: POWER 1
9	SOC: POWER 2
10	SOC: GND
11	SOC: DECOUPLING
12	PMIC: SWITCHING REGULATORS
13	PMIC: LDOS
14	PMIC: HOST & MISC INTERFACES
15	PMIC: EXTERNAL REGULATORS
16	MEMORY DEVICE 0 & 1
17	
18	USB PHY & MUX
19	SPI NOR FLASH
20	EMMC
21	
22	
23	DISPLAY: BACKLIGHT CONTROLLER & BIAS voltage regulator
24	DISPLAY & TOUCH CONNECTORS
25	CAMERAS - FRONT & REAR
26	SENSORS
27	AUDIO CODEC
28	SPEAKERS
29	HEADSET JACK AND BUTTONS
30	USB CONNECTOR
31	
32	
33	MICRO-SD CONNECTOR
34	WIFI/BT BCM4330
35	WIFI/BT BCM4330 PowerIO
36	BATTERY & DEBUG CONNECTOR
37	GPS
38	
39	SAR PROXIMITY SENSOR
40	MFG TEST POINTS, SHIELDS & MOUNTING HOLES

INTERFACE	I2C_0	I2C_1	I2C_2	I2C_3	I2C_4
TOUCH				0X28	
AUDIO CODEC		0X1C			
PMIC					0X34
G-SENSOR			0X68		
PRONT CAMERA		0X36			
REAR CAMER		0X10			

1 OF 9  
AJSR1UDVT01






## SOC: STORAGE/ I2S

D

C


B

A



Title		
<Title>		
Size	Document Number	Rev
A4	<Doc>	<Rev>
Date:	Thursday, August 28, 2014	Sheet 5 of 40

# SOC: USB/I2C




Note: RCOMP: Place as close as possible to SOC. Preferably trace resistance < 0.5 ohm

5 4 3 2 1




Title <Title>			
Size A3	Document Number <Doc>		Rev <RevC>
Date:	Thursday, August 28, 2014	Sheet 7 of 40	

SOC: POWER1







SOC: POWER2





















Title <Title>				
Size A4	Document Number <Doc>			Rev <Rev>
Date:	Thursday, August 28, 2014		Sheet	9 of 40

SOC: GND




## SOC: DECOUPLING



Title <Title>				
Size A4	Document Number <Doc>			Rev <Rev>
Date:	Thursday, August 28, 2014	Sheet	11 of 40	







Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Thursday, August 28, 2014	Sheet 14 of 40

5

4

3

2

1

D

D

C


C

B

B


A

A



Title			
<Title>			
Size	Document Number		Rev
A3	<Doc>		<RevCode>
Date:	Thursday, August 28, 2014	Sheet	15 of 40

# MEMORY DEVICE 0 & 1



Title			<Title>
Size	A4	Document Number	<Doc>
Date:	Thursday, August 28, 2014	Sheet	16 of 40
Rev	<Rev>		




D

C



B

A



Title		
<Title>		
Size	Document Number	Rev
A4	<Doc>	<Rev>
Date:	Thursday, August 28, 2014	Sheet 17 of 40




螺絲孔



Title			<Title>
Size	A3	Document Number	<Doc>
Date:	Thursday, August 28, 2014	Sheet	19 of 40



EMMC



D

C

B

A

Title		
<Title>		
Size	Document Number	Rev
A4	<Doc>	<Rev>
Date:	Thursday, August 28, 2014	Sheet 21 of 40

D

C

B

A

Title		
<Title>		
Size	Document Number	Rev
A4	<Doc>	<Rev>
Date:	Thursday, August 28, 2014	Sheet 22 of 40

DELETE






LCD BIAS voltage regulator

# LCD BACKLIGHT

The schematic diagram illustrates the LCD backlight circuit. It features a power input section with a 10uH inductor (L8205) and a MOSFET (D8200) driven by a PWM signal ([7] BKLT\_PWM). The MOSFET is connected to a 2.2uF capacitor (C8206) and a 10uF capacitor (C8215). The MOSFET's drain is connected to the backlight LED array (U8200) through a 10R resistor (R9117). The LED array is connected to ground through a 2R resistor (R8241). The LED array is also connected to a feedback network (R8265, R8266, R8206, R8241, R9117) and a feedback signal ([24] BKLT\_FB1, BKLT\_FB2, BKLT\_FB3). The LED array is connected to a feedback signal ([24] BKLT\_FB1, BKLT\_FB2, BKLT\_FB3). The LED array is connected to a feedback signal ([24] BKLT\_FB1, BKLT\_FB2, BKLT\_FB3).



Title <Title>			
Size A4	Document Number <Doc>		Rev <Rev>
Date:	Thursday, August 28, 2014	Sheet 23 of 40	

A








**CAMERAS - FRONT & REAR**



## 5M-REAR




## VGA-FRONT



Title <Title>			
Size A3	Document Number <Doc>		Rev <RevCo>
Date:	Thursday, August 28, 2014	Sheet	25 of 40

# G-Sensors




Title		
<Title>		
Size	Document Number	Rev
A4	<Doc>	<Rev>
Date:	Thursday, August 28, 2014	Sheet 26 of 40


A

Title <Title>			
Size A3	Document Number <Doc>		Rev <RevCode>
Date:	Thursday, August 28, 2014	Sheet	27 of 40

Speaker



Title		
<Title>		
Size	Document Number	Rev
A4	<Doc>	<Rev>
Date:	Tuesday, September 16, 2014	Sheet 28 of 40





Title <Title>			
Size A4	Document Number <Doc>		Rev <Rev>
Date:	Thursday, August 28, 2014	Sheet	30 of 40

D

C

B

A

Title		
<Title>		
Size	Document Number	Rev
A4	<Doc>	<Rev>
Date:	Thursday, August 28, 2014	Sheet 31 of 40

D


C

B






A

Title		
<Title>		
Size	Document Number	Rev
A4	<Doc>	<Rev>
Date:	Thursday, August 28, 2014	Sheet 32 of 40








5	4	
WiFi/BT BCM43340XKUBG		



## BCM43340XKUBG POWER



BCM43340XKUBG IO



<b>GPIO6</b>	<b>SDIO_DATA2</b>	<b>SDIO_DATA1</b>	<b>MODE</b>	<b>Default ARM State</b>
<b>0(Default)</b>	<b>X</b>	<b>X</b>	<b>SDIO</b>	<b>In Reset</b>
<b>1</b>	<b>0</b>	<b>X</b>	<b>gSPI</b>	<b>In Reset</b>
<b>1</b>	<b>1</b>	<b>0</b>	<b>HSIC</b>	<b>Out of Reset</b>
<b>1</b>	<b>1</b>	<b>1</b>	<b>Bootloaderless HSIC</b>	<b>In Reset</b>


# Debug Connector

The diagram illustrates the Debug Connector circuit, centered around the J9700 connector. The connections are as follows:

- Power and Ground:**
  - +V1P8A:** Connected to pin 1 of J9700.
  - pad-nku-tp4050np TP2005:** Connected to pin 2 of J9700.
  - SH2:** Connected to pin 34 of J9700.
  - SH1:** Connected to pin 33 of J9700.
  - SH4:** Connected to pin 36 of J9700.
  - SH3:** Connected to pin 35 of J9700.
- TP2006-TP2010:** These components are connected to pins 1, 3, 5, 7, and 9 of J9700 respectively.
- TP2013:** Connected to pin 4 of J9700.
- I2C\_1\_SDA:** Connected to pin 5 of J9700.
- I2C\_1\_SCL:** Connected to pin 6 of J9700.
- TP2014:** Connected to pin 7 of J9700.
- SPI\_NOR\_MOSI:** Connected to pin 10 of J9700.
- SPI\_NOR\_MISO:** Connected to pin 11 of J9700.
- SPI\_NOR\_CS0\_N:** Connected to pin 12 of J9700.
- SPI\_NOR\_CLK:** Connected to pin 13 of J9700.
- PLTRST\_N:** Connected to pin 15 of J9700.
- TP2011:** Connected to pin 16 of J9700.
- AXE532127:** Connected to pin 32 of J9700.

The diagram also shows various signal lines and components connected to the J9700 connector, including:


- XDP\_H\_TDI [7]:** Connected to pin 32 of J9700.
- XDP\_H\_TDO [7]:** Connected to pin 31 of J9700.
- XDP\_H\_TMS [7]:** Connected to pin 30 of J9700.
- XDP\_H\_TRST\_N [7]:** Connected to pin 29 of J9700.
- XDP\_H\_TCK [7]:** Connected to pin 28 of J9700.
- XDP\_H\_FREQ\_N [7]:** Connected to pin 27 of J9700.
- XDP\_H\_PRDY\_N [7]:** Connected to pin 26 of J9700.
- RSMRST\_N [7,14]:** Connected to pin 23 of J9700.
- PMU\_PWRBTN\_N [14,29]:** Connected to pin 22 of J9700.
- PMC\_CORE\_PWROK [7,14]:** Connected to pin 21 of J9700.
- TP9026:** Connected to pin 19 of J9700.
- UART\_3\_TXD [6,29]:** Connected to pin 18 of J9700.
- UART\_3\_RXD [6,29]:** Connected to pin 17 of J9700.
- TP9027:** Connected to pin 16 of J9700.

[illegible]

Title <Title>			
Size A3	Document Number <Doc>		Rev <RevCo>
Date:	Thursday, August 28, 2014	Sheet	36 of 40







Title		
<Title>		
Size	Document Number	Rev
A4	<Doc>	<Rev>
Date:	Thursday, August 28, 2014	Sheet 39 of 40



Title		
<Title>		
Size	Document Number	Rev
A4	<Doc>	<Rev>
Date:	Thursday, August 28, 2014	Sheet 40 of 40